

US-P-
DOCU
TITL
semi

5831924 A

Asynchronous
memory device having a
plurality of banks
distributed in a plurality of memory
arrays

KWIC

Detailed Description Text - DETX (41):

In the operation timing chart illustrated in FIG. 5, banks #1 and #2 attain a precharge state by activating signal /RAS and a write enable signal WE (not shown) to a low level at the rise of clock signal CLK. As a result, a precharge command is given and the designated bank is precharged.

Detailed Description Text - DETX (112):

While the local IO bus and the global IO bus are each formed by a complementary signal line pair in the embodiments described above, such 1-bit bus can be formed by one signal line.

United States Patent
Nitta et al.

Patent Number: 5,831,924
Date of Patent: Nov. 3, 1998

SYNCHRONOUS SEMICONDUCTOR
MEMORY DEVICE HAVING A PLURALITY
OF BANKS DISTRIBUTED IN A PLURALITY
OF MEMORY ARRAYS

CLASS. 3628 1001 1001 1001 1001

FOREIGN PATENT DOCUMENTS

JP 58-100000 A

OTHER PUBLICATIONS

"Synchronous Memory", 2nd edition, 1991, pp. 170-171, 172-173.

App. No. 01/000

Filed: Sep. 4, 1993

Foreign Application Priority Data

Fig. 1, 100 (JP) type 1000000

Int. Cl. G11C 8/00

C.P. No. 01/000000; 01/000001; 01/000002


Field of Invention 01/000000; 01/000001; 01/000002

Reference Cited

U.S. PATENT DOCUMENTS

5,000,000; 5,000,000; 5,000,000

10 Claims, 27 Drawing Rows



(7) In many systems, it is useful for an interrupting device to pass more information than just an interrupt vector to an interrupted processor. Such additional information flowing from a higher-level or supervisory processor to a lower-level or slave processor is commonly called "Commands," while information in the other direction is commonly called "Status." Information that doesn't fit these categories is simply called "Messages."

(8) Accordingly, one object of the present invention is to provide an interrupt mechanism that facilitates the passing of interrupt vectors and associated supplementary command/status/message information (hereinafter referred to as "items of interrupt information") generated by one device to another device.

(9) Another object of the present invention is to provide an interrupt mechanism that facilitates not only the passing of interrupt information between devices, but also the queuing and subsequent reading of such queued interrupt information by the device being interrupted.

(10) Still other objects of the present invention are to provide a queued interrupt mechanism that is flexible with respect to the type and amount of

U.S. Patent

June 7, 1994

Sheet 4 of 9

5,319,753





FIG. 4.

(71) The DAM request pulse arriving at the central microprocessor 14 initiates a response there. The central processor 14 completes those operations which it had started before arrival of the DMA request and had not yet completed. Thus, when a DMA request arrives, the central microprocessor is not turned off immediately; some time passes before its disconnection (all output buffers of the central processor occupy a high-ohm resistance value). During this time span, while the central processor 14 is still in communication with the main memory 15, it must be ensured that the preprocessor 13 remains disconnected from access to the main memory 15.

(72) This is done in simplest manner by the clock delay member 268. This delay member is a frequency demultiplier which reduces the clock frequency at which the preprocessor 13 is clocked in the normal state to a much lower value compared with the normal value. In the present embodiment, the normal value of the clock frequency is about 4 MHz, representing a pulse interval of the clock pulses of 0.25 .mu.s. When the clock delay member 268 is activated by the DMA pulse, it reduces the clock frequency to a value of about 0.33 MHz. The interval between clock pulses is then about 3 .mu.s.

(73) The normal value of the clock frequency is given by a clock pulse generator 269, which furnishes the timing both for the central processor 14 and for the preprocessor 13. The pulses of the clock pulse generator 269 pass via line 270 to the frequency demultiplier 268. As long as the latter is switched to normal operation, the clock pulses of line 270 are passed undelayed via line 271 to the preprocessor 13 as operating clock pulses. But if a DMA request pulse is applied at the frequency demultiplier, the cycle described above occurs, in which the clock frequency of the pulses of line 270 is reduced in the manner described. Then only clock pulses of reduced frequency reach the preprocessor 13 via line 271. Preprocessor 13 is thereby delayed in its cycle; it is not yet ready for communication despite the DMA request having been issued. This situation changes the moment an acknowledgement signal is given by the central processor 14, whereby the central processor confirms that its own communication with the main memory 15 is terminated.

(74) In FIG. 16, this acknowledgement signal appears as DMA-enable signal in the output line 272 of the central processor. Thence it is applied via a line branch 273 on the one hand to the clock delay member 268; on the other hand, it



EAST Browser - L22: (20) 21 and memor... [US 5740551 | Tag: S | Doc: 19/20 | "Full" 1/29 (Total images 29)]

File Edit View Tools Window Help

Find what: command

Area: ☐ All ☒ Sel/Cur

Direction: ☐ Up ☒ Down

Match word: ☐ Whole ☐ Left ☐ Right

Look in: ☐ Grid ☒ Documents

☐ Match case

End Next

Cancel

Boise, both of ID

Technology, Inc., Boise, ID.

1998

G11C 8/00

365/230.03; 365/230.06;

365/189.02; 365/230.02

365/230.03, 238.5,

365/230.02, 236, 189.02, 230.06

DATE-ISSUED: May 5, 1998

INVENTOR-INFORMATION:

NAME	CITY
STATE	ZIP CODE COUNTRY
Ryan; Kevin J.	Meridian
ID	N/A N/A
Wright; Jeffrey P.	Boise
ID	N/A N/A

ASSIGNEE INFORMATION:

NAME	CITY
STATE	ZIP CODE COUNTRY TYPE CODE
Micron Technology, Inc.	Boise
ID	N/A N/A 02

APPL-NO: 08/ 581034

DATE FILED: December 29, 1995

INT-CL: [06] G11C008/00

US-CL-ISSUED: 365/230.03; 365/230.06

; 365/189.02 ; 365/230.02

US-CL-CURRENT: 365/230.03 ; 365/189.02 ;

365/230.02 ; 365/230.06

References Cited

PATENT DOCUMENTS

990	Fromm et al.	711/169
991	Wise et al.	365/230.03
993	Mansada et al.	365/230.03
995	Ramas	365/230.03

CN PATENT DOCUMENTS

089	European Pat. Off.
006	Germany
094	WIPO

34 Claims, 19 Drawing Sheets

Fig. 1




Find what:

Area	Direction	Match word	Look in
<input type="radio"/> All	<input type="radio"/> Up	<input type="radio"/> Whole <input type="radio"/> Left	<input type="radio"/> Find
<input type="radio"/> Sel/Cur	<input type="radio"/> Down	<input type="radio"/> Para <input type="radio"/> Right	<input type="radio"/> Documents <input type="checkbox"/> Match case

(8) With the invention, data can be written to multiple columns at the same time. This is accomplished by overriding the specified column(s) sense amplifiers during the write command with FBdata(127:0). The column(s) are driven back to the corresponding internal storage cells. The data write is further qualified by the Byte Write Enable BWEN(15:0) signal. Each bit in BWEN enables one byte of data to be written. There are 16 bytes of data in the 128-bit FBdata(127:0) signal. Consequently, there are 16 bits of BWEN associated with each write command. BWEN can change every clock thus giving the controller the power to convert a read-modify-write cycle into a write cycle only. This is very different from a conventional SGRAM write mask since SGRAM write masks comes from registers, it cannot change on the fly with data. The Precharge **command** invalidates the sense amplifier's latched data and forces it to an unknown state. If a read or write command applies to an array that is not activated (i.e., precharged), an error message is generated. Various

U.S. Patent May 8, 2001 Sheet 3 of 17 US 6,230,235 B1



Details Text Image HTML Full

EAST - [1.wsp:1]

File View Edit Tools Window Help

Active

- L1: (42571)
- L2: (21363)
- L3: (263)
- L4: (110)
- L5: (99)
- L6: (20)

Failed

Search [] Browse Queue Clear

DB: USPAT, US, PGPUR, EPD, JPO, DERWENT, IBM, IDB

Default operator: OR

Plurals ☐ Highlight all hit terms initially ☒

5 and threshold adj voltage adj state

BRS turn ISSR turn Image Text HTML

	U	1	Document ID	Issue Date	Pages	Title	Current OR	Current XRef	R
1	<input type="checkbox"/>	<input type="checkbox"/>	US 20020144053 A1	20021003	43	Microcomputer, programming method and erasing method	711/103	711/154	
2	<input type="checkbox"/>	<input type="checkbox"/>	US 20020144052 A1	20021003	42	Microcomputer	711/103		
3	<input type="checkbox"/>	<input type="checkbox"/>	US 20020144035 A1	20021003	43	Microcomputer and data processing device	710/100		
4	<input type="checkbox"/>	<input type="checkbox"/>	US 20020080660 A1	20020627	73	Semiconductor device and data processing system	365/200		
5	<input type="checkbox"/>	<input type="checkbox"/>	US 20020032891 A1	20020314	51	Data processing system and data processing method	714/766		
6	<input type="checkbox"/>	<input type="checkbox"/>	US 20020027233 A1	20020307	42	Semiconductor device, microcomputer and flash	257/200		
7	<input type="checkbox"/>	<input type="checkbox"/>	US 20020008991 A1	20020124	53	Semiconductor device, data processing system and a	365/185.03		
8	<input type="checkbox"/>	<input type="checkbox"/>	US 6490195 B2	20021203	51	Semiconductor device, data processing system and a	365/185.03	365/185.18; 365/185.22	
9	<input type="checkbox"/>	<input type="checkbox"/>	US 6477090 B2	20021105	41	Semiconductor device, microcomputer and flash	365/189.09	365/185.21; 365/185.23;	
10	<input type="checkbox"/>	<input type="checkbox"/>	US 6301150 B1	20011009	51	Semiconductor device, data processing system and a	365/185.03	365/185.18; 365/185.21;	
11	<input type="checkbox"/>	<input type="checkbox"/>	US 6272586 B1	20010807	38	Memory system having programmable control	711/103	365/185.01; 365/185.02;	

EAST - [1.wsp:1]

File View Edit Tools Window Help

Active

L1: (42571)
L2: (21363)
L3: (263)
L4: (110)
L5: (99)
L6: (20)

Failed

DB: USPAT, US-PG-PUB, EPD, JPO, DERWENT, IBM, TDB

Default operator: OR

5 and threshold adj voltage adj state

Browse Queue Clear

Plots Highlight all hit terms initially

BRS form ISSR form Image Text HTML

	U	I	Document ID	Issue Date	Pages	Title	Current OR	Current XRef	R
11	<input type="checkbox"/>	<input type="checkbox"/>	US 6272586 B1	20010807	38	Memory system having programmable control	711/103	365/185.01; 365/185.02;	
12	<input type="checkbox"/>	<input type="checkbox"/>	US 6175937 B1	20010116	17	Apparatus and method for programming multistate	714/718	365/185.03	
13	<input type="checkbox"/>	<input type="checkbox"/>	US 6078519 A	20000620	52	Semiconductor device, data processing system and a	365/185.03	365/185.18; 365/185.21;	
14	<input type="checkbox"/>	<input type="checkbox"/>	US 5880996 A	19990309	37	Memory system having non-volatile data storage	365/185.33	365/185.01; 365/185.28;	
15	<input type="checkbox"/>	<input type="checkbox"/>	US 5801985 A	19980901	40	Memory system having programmable control	365/185.01	365/185.02; 365/185.24;	
16	<input type="checkbox"/>	<input type="checkbox"/>	US 5784315 A	19980721	33	Semiconductor memory device	365/185.22	365/185.09; 365/185.19	
17	<input type="checkbox"/>	<input type="checkbox"/>	US 5771346 A	19980623	13	Apparatus and method for detecting over-programming	714/42	365/185.22	
18	<input type="checkbox"/>	<input type="checkbox"/>	US 5768287 A	19980616	19	Apparatus and method for programming multistate	714/719		
19	<input type="checkbox"/>	<input type="checkbox"/>	US 5627784 A	19970506	39	Memory system having non-volatile data storage	365/189.01	365/185.08; 365/185.19;	
20	<input type="checkbox"/>	<input type="checkbox"/>	US 20020080660 A	20020712	73	Multi-value flash memory for data processing system, has			

Hits Details HTML

Ready

NUM